

SYNC MASTER=T18 MLB

SYNC DATE=12/12/2007

System Block Diagram

Apple Inc.

051-7898

C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

2 OF 109

SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

[illegible][illegible]

8		7		6		
BOM Variants						
BOM NUMBER	BOM NAME			BOM OPTIONS		
630-9923	PCBA,MLB,BETTER,K24			K24_COMMON,CPU_2_26GHZ,EEE_6GC,KB_BL		
630-9924	PCBA,MLB,BEST,K24			K24_COMMON,CPU_2_53GHZ,EEE_6GD,KB_BL		

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LRL, P/N LABEL, PCB, 20MM X 6 MM	[EEE:6G4]	CRITICAL	EEE_6G4
826-4393	1	LRL, P/N LABEL, PCB, 20MM X 6 MM	[EEE:6GC]	CRITICAL	EEE_6GC
826-4393	1	LRL, P/N LABEL, PCB, 20MM X 6 MM	[EEE:6GD]	CRITICAL	EEE_6GD

BOM Groups

BOM GROUP	BOM OPTIONS
K24_COMMON	COMMON,ALTERNATE,K24_MCP,K24_MISC,K24_DEBUG_PROD,K24_PROGPARTS
K24_MCP	MCP_B03,BOOT_MODE_USER,MCPSEQ_SMC
K24_MISC	ONEWIRE_PU,DP_ESD,MIKEY,BKLT_PROD,SUPERCAP_NO,LDO_NO
K24_PROGPARTS	BOOTROM_PROD,SMC_PROD,IR_PROD,WELLSPRING_PROD
K24_DEBUG_ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K24_DEBUG_PVT	DEVEL_BOM,BMON_PROD,SMC_DEBUG_YES,XDP,NO_VREFMRGN
K24_DEBUG_PROD	BMON_PROD,SMC_DEBUG_YES,XDP,LPCLPLUS_NOT,NO_VREFMRGN
K24_DEVEL_ENG	BMON_ENG,XDP_CONN,LPCPLUS,VREFMRGN,FWPHY_WAKE_YES
K24_DEVEL_PVT	LPCPLUS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33783646	1	PDC, SLGBE, PRQ, 2.0, 25W, 1066, R0, 3M, BGA	U1000	CRITICAL	CPU_2_0GHZ
33783704	1	PDC, SLGBE2, PRQ, 2.26, 25W, 1066, R0, 3M, BGA	U1000	CRITICAL	CPU_2_26GHZ
33783639	1	PDC, SLB4H, PRQ, 2.4, 25W, 1066, R0, 3M, BGA	U1000	CRITICAL	CPU_2_4GHZ
33783756	1	PDC, SLGFG, PRQ, 2.53, 25W, 1066, R0, 3M, BGA	U1000	CRITICAL	CPU_2_53GHZ
33783761	1	PDC, SLGLA, PRQ, 2.66, 25W, 1066, R0, 3M, BGA	U1000	CRITICAL	CPU_2_66GHZ
33880710		IC, GMPF, MCF79, 3X35MM, BGA1437, R03	U1400	CRITICAL	MCP_B03

Programmable Parts

33880563	1	IC, SMC, HSB/2117, 9K9MM, TLP, HF	U4900	CRITICAL	SMC_BLANK
341S2445	1	IC, SMC, K24	U4900	CRITICAL	SMC_PROG
335S0610	1	IC, FLASH, SPI, 32MBIT, 3.3V, 86MHZ, 8-GOP	U6100	CRITICAL	BOOTROM_BLANK
341S2441	1	IC, PGRM, EFI BOOTROM, UNLOCK, K24	U6100	CRITICAL	BOOTROM_PROG
33880375	1	IC, CY7C63833, ENCORE II, USB CONTROLLER	U4800	CRITICAL	IR_BLANK
341S2093	1	IC, IR CONTROLLER, M97	U4800	CRITICAL	IR_PROG
33782983	1	IC, PIOC* W/ USB, 56 PIN, MLF, CY6C24794	U5701	CRITICAL	WELLSPRING
341S2503	1	IC, PGRM, WELLSPRING CONTROLLER	U5701	CRITICAL	WELLSPRING_PROG

LOCKED BOOTROM APN IS 341S2443

Alternate Parts


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15280778	15280693		ALL	CYNTEC AS ALTERNATE
15280796	15280685		ALL	CYNTEC AS ALTERNATE
15780058	15780055		ALL	DELTA AS ALTERNATE
10480018	10480023		ALL	DALE/VISHAY AS ALTERNATE
12880093	12880218		ALL	KEMET AS ALTERNATE
15280874	15280516		ALL	MACLAYERS AS ALTERNATE
15280847	15280586		ALL	MACLAYERS AS ALTERNATE
15281025	15281024		ALL	TOKO AS ALTERNATE
33783769	33783704		ALL	INTEL P7550 CPU AS ALTERNATE
35382718	35382310		ALL	INTERTEC AS ALTERNATE

DEVELOPMENT BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0741	1	K24 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM


K24 BOARD STACK-UP

Top	SIGNAL
2	GROUND
3	SIGNAL(High Speed)
4	SIGNAL(High Speed)
5	GROUND
6	POWER
7	POWER
8	GROUND
9	SIGNAL(High Speed)
10	SIGNAL(High Speed)
11	GROUND
BOTTOM	SIGNAL

SYNC MASTER=M97 MLB			
PAGE TITLE			
BOM Configuration			
 Apple Inc.	DRAWING NUMBER 051-7898		SIZE D
	REVISION C.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE 4 OF 109	
SECURE CURRENT DESIGN SHEET		SHEET SHEET> OF <TO	

8								7								6								5								4								3								2								1																																																																							
Revision History																																																																																																																															


8	7	6	5	4	3	2	1
Functional Test Points							
D	Fan Connectors		RIGHT CLUTCH CONN		DEBUG VOLTAGE		
	1800	TRUE PP5V S0 (NEED 3 TP) 603 705	1800	TRUE PP5V S3 BTCAMERA_F 29C7	1800	TRUE PPVCORE S0 CPU 707	D
	1801	TRUE FAN RT PWM 4784	1801	TRUE PCIE MINI D2R P 1486 29C7 7503	1801	TRUE PPVCORE S0 MCP 7C7	
	1802	TRUE FAN RT TACH 47C4	1802	TRUE PCIE MINI D2R N 1486 29C7 7503	1802	TRUE PP0V75 S0 7C7	
	(NEED TO ADD 3 GND TP)		1803	TRUE PCIE MINI R2D P 29C7 7503	1803	TRUE PP1V05 S0 707	
	MIC FUNC_TEST		1804	TRUE PCIE MINI R2D N 29C7 7503	1804	TRUE PP1V5 S0 7C6	
	1805	TRUE BI MIC LO 54C2 5781	1805	TRUE PCIE CLK100M MINI CONN P 29C7 7503	1805	TRUE PP1V8 S0 786	
	1806	TRUE BI MIC HI 54C2 5781	1806	TRUE PCIE CLK100M MINI CONN N 29C7 7503	1806	TRUE PP5V S0 607 705	
	1807	TRUE BI MIC SHIELD 54C2 5781	1807	TRUE USB CAMERA CONN P 2987 74C3	1807	TRUE PP3V3 S0 705	
	SPEAKER FUNC_TEST		1808	TRUE USB CAMERA CONN N 2987 74C3	1808	TRUE PP1V5 S3 703	
	1809	TRUE SPKRAMP L N OUT 5582 5482	1809	TRUE PP5V WLAN (NEED 2 TP) 6C3 29C3	1809	TRUE PP3V3 S3 685 703	
C	1810	TRUE SPKRAMP L P OUT 5582 5482	1810	TRUE PCIE WAKE L 1486 29C7	1810	TRUE PP5V S3 7C3	C
	1811	TRUE SPKRAMP R N OUT 55C2 5482	1811	TRUE SMBUS SMC A S3 SCL 6C5 4302 7903	1811	TRUE PP1VIR1V05 S5 783	
	1812	TRUE SPKRAMP R P OUT 55C2 5482	1812	TRUE SMBUS SMC A S3 SDA 6C5 4302 7903	1812	TRUE PP3V3 S5 783	
	1813	TRUE SPKRAMP SUB N OUT 5582 5482	1813	TRUE CONN USB2 BT P 2987 74C3	1813	TRUE PP3V42 G3H 6A7 685 701	
	1814	TRUE SPKRAMP SUB P OUT 55C2 5482	1814	TRUE CONN USB2 BT N 2987 74B3	1814	TRUE PPBUS G3H 7C1	
	THERMAL FUNC TEST		1815	TRUE MINI CLKREQ O L 29C7	1815	TRUE PP3V3 ENET PHY 785	
	1816	TRUE MCPTHMSNS D2 P 4485 8003	1816	TRUE MINI RESET CONN L 29A7	1816	TRUE PP1V2R1V05 ENET 785	
	1817	TRUE MCPTHMSNS D2 N 4485 8003	IPD_FLEX_CONN		1817	TRUE PP3V3 G3 RTC 20C8 21A5 24D4	
	LVDS FUNC TEST		1818	TRUE PP3V3 S3 LDO 6C3 4984 49C3	1818	TRUE PP5V WLAN 6D5 29C5	
	1819	TRUE PP3V3 LCDVDD SW F 6C3 68C2	1819	TRUE PP18V5 S3 6C3 49C1 49D3	1819	TRUE PP5V SW ODD 687 37D3	
B	1820	TRUE PP3V3 S0 LCD F 68C3	1820	TRUE Z2 CS L 48C8 49C3	1820	TRUE PP5V S0 HDD FLT 687 3786	B
	1821	TRUE PPVOUT S0 LCDBKLT 6C3 68B2 71C1	1821	TRUE Z2 DEBUG3 48C8 49C3	1821	TRUE PP3V3 S5 AVREF SMC 40D4 41C6	
	1822	TRUE LVDS IG DDC CLK 17A3 48C5	1822	TRUE Z2 MOSI 48C8 49C3	1822	TRUE PP18V5 S3 6C5 49C1 49D3	
	1823	TRUE LVDS IG DDC DATA 17A3 48C5	1823	TRUE Z2 MISO 48C8 49C3	1823	TRUE PP3V3 S3 LDO 6C5 4984 49C3	
	1824	TRUE LVDS IG A DATA N<0> 1783 68C2 7583	1824	TRUE Z2 SCLK 48C8 49C3	1824	TRUE PP3V3 LCDVDD SW F 6C7 68C2	
	1825	TRUE LVDS IG A DATA P<0> 1783 68C2 7583	1825	TRUE Z2 BOOST EN 49C3 49C5	1825	TRUE PPVOUT S0 LCDBKLT 6C7 68B2 71C1	
	1826	TRUE LVDS IG A DATA N<1> 1783 68C2 7583	1826	TRUE Z2 HOST INTN 48D8 49C3	1826	TRUE PP4V5 AUDIO ANALOG 52A5 52D2 52D7	
	1827	TRUE LVDS IG A DATA P<1> 1783 68C2 7583	1827	TRUE Z2 CLKIN 48C8 49C3	1827	TRUE SMC PM G2 EN 40D5 40C5 64D8	
	1828	TRUE LVDS IG A DATA N<2> 1783 68C2 7583	1828	TRUE Z2 KEY ACT L 48C8 49C1	1828	TRUE PM SLP S4 L 20C3 40C5 41A2 64C8	
	1829	TRUE LVDS IG A DATA P<2> 1783 68C2 7583	1829	TRUE Z2 RESET 48C8 49C1	1829	TRUE PM_SLP_S3_L 20C3 32B7 35A5 40C5 44D5 70D8	
A	1830	TRUE LVDS IG A CLK F N 68C2 7583	1830	TRUE PSOC MISO 48C8 49C1	DC POWER CONN		
	1831	TRUE LVDS IG A CLK F P 68C2 7583	1831	TRUE PSOC MOSI 48C8 49C1	1830	TRUE PP18V5 DCIN FUSE (NEED 3 TP) 58D6	A
	1832	TRUE LED RETURN 1 68B3 71					



SYNC MASTER=BEN

SYNC DATE=04/21/2008

Power Aliases

 Apple Inc.

DRAWING NUMBER
051-7898


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


REVISION
C.0.0


BIONCH

PAGE
8 OF 109


SHEET
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>







SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

SYNC MASTER=T18 MLB		SYNC DATE=12/12/2007	
CPU Power & Ground			
 Apple Inc.		DRAWING NUMBER 051-7898	SHEET D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION C.0.0	
		BRANCH	
		PAGE 11 OF 109	
CURRENT DESIGN SHEET		SHEET OF <TOTAL>	

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

D

D

C




B


B


A


A





















SYNC MASTER=T18 MLB		SYNC DATE=06/26/2008	
PAGE TITLE			
MCP HDA & MISC			
	Apple Inc.	DRAWING NUMBER	SHEET
		051-7898	D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I DO NOT REPRODUCE OR PUBLISH IN WHOLE OR PART		21	OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		SHEET> OF <TOTAL DESIGN SHEETS>	
IV ALL RIGHTS RESERVED			




PAGE TITLE		SYNC DATE=04/04/2008	
MCP Power & Ground			
DRAWING NUMBER		SHEET	
051-7898		D	
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		22 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		DESIGN SHEET	
IV ALL RIGHTS RESERVED		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	






SYNC FROM T18
REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672
NOSTUFF PP3V3_S0_MCP_DAC RAIL COMPONENTS (L2650 AND C2650)
CHANGE C2651 TO R2651 TO GND PP3V3_S0_MCP_DAC
REMOVE HDCP ROMS

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=T18 MLB		SYNC DATE=12/12/2007	
PAGE TITLE			
MCP Graphics Support			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		PAGE 26 OF 109	
		SHEET	
		DESIGN SHEET	
		OF <TOTAL>	




<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>




```

PLACEMENT_NOTE=PLACE C2819 CLOSE TO MCP79
PLACE C2819 CLOSE TO MCP79
PLACE C2800 AT COOLEST SPOT ON MLB

```



SYNC MASTER=RAYMOND		SYNC DATE=04/05/2008	
PAGE TITLE			
SB Misc			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		28 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SCURRENT DESIGN SHEET> OF <TOT	

DESIGN_SHEETS>

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

VREFMRGN
NO_VREFMRGN

DAC channel
Min DAC code
Max DAC code
Max sink I
Max source I
Nominal Vref
Min Vref
Max Vref
Vref Stepping
(per DAC LSB)

MEM A VREF DQ

MEM A VREF CA

MEM B VREF DQ

MEM B VREF CA

CPU FSB VREF

A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV


B
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

B
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

C
0x00
0x55
-0.91 mA
0.52 mA
0.70 V
0.091 V
1.044 V
11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately
(i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

SYNC MASTER=BEN		SYNC DATE=03/31/2008	
PAGE TITLE			
FSB/DDR3 Vref Margining			
Apple Inc.		051-7898	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		C.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 109	
IV ALL RIGHTS RESERVED		SHEET	
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

Page Notes

Power aliases required by this page:


- =PPIV5_S0_MEM_B
- =PPIV5_S3_MEM_B
- =PP0V75_S0_MEM_VTT_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:


- =I2C_S0DINMB_SCL
- =I2C_S0DINMB_SDA

BOM options provided by this page:
(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)




DDR3 GROUND RETURN CAPS (MCP SIDE)





"Expansion" (bottom) slot


PAGE TITLE		PAGE NUMBER	
DDR3 SO-DIMM Connector B		051-7898 D	
Apple Inc.		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		32 OF 109	
I DO NOT REPRODUCE OR COPY IT		SHEET	
I DO NOT REVEAL OR PUBLISH IT IN WHOLE OR PART		DESIGN SHEETS	
I DO NOT REPRODUCE OR COPY IT		DESIGN SHEETS	


Required because MCP79 does not meet DDR3 spec power-up reset timing requirement.











D

C

B


A


1

1

- 5














```
STUFF R4691 IF USING TPS2060(ACTIVE LOW ENABLE)
STUFF R4690 IF USING TPS2064(ACTIVE HIGH ENABLE)
```

CAN NOSTUFF C4696 AND C4616 AFTER CHARACTERIZATION

















System (Sleep) LED Circuit



SYNC MASTER=YUAN.MA		SYNC DATE=05/28/2008	
PAGE TITLE			
SMC Support			
 Apple Inc.		DRAWING NUMBER 051-7898	
		SIZE D	
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED			
BRANCH PAGE 50 OF 109		SHEET SHEET# OF <TOT	

[illegible]

LPC+SPI Connector

CRITICAL
LPCPLUS
J5100
55909-0374
M-ST-SM

42C8 42C7 7D1 =PP3V3_S5_LPCPLUS
7D5 =PP5V_S0_LPCPLUS

76C3 40C8 18B3 LPC AD<0>
76C3 40C8 18B3 LPC AD<1>
76A3 42C5 SPI ALT MOSI
76A3 42B5 SPI ALT MISO
76C3 40C8 18C3 LPC FRAME L
40C5 18B7 PM CLKRUN L
41B2 40B5 SMC TMS
40C1 SMC TRST L
40C1 SMC MDI
41C2 40C5 40B8 38A8 SMC TX L

LPC CLK33M LPCPLUS
LPC AD<2>
LPC AD<3>
SPIROM_USE MLB
SPI ALT CLK
SPI ALT CS L
LPC SERIRQ
LPC PWRDWN L
SMC TDI
SMC TCK
SMC RESET L
SMC NMI
SMC RX L
LPCPLUS GPIO

76A3 42A5 20B3 SPI CLK R
76A3 42A5 20B3 SPI MOSI R
42D5 42C7 7D1 =PP3V3_S5_ROM
42D5 42C8 7D1 =PP3V3_S5_LPCPLUS
LPCPLUS
C5114
0.1UF
20%
10V
CERM
402

U5110
PI3USB102ZLE
TOFN
CRITICAL
SEL
GND
OE*

516S0573

42D3 76A3 SPI ALT CLK
42D5 76A3 SPI ALT MOSI
42A8 51C6 SPI CLK MUX
42A8 51C3 SPI MOSI MUX

42D5 76A3 SPI ALT MISO
42D3 SPI ALT CS L
42A8 51C3 SPI MISO MUX
51C6 SPI MLB CS L

42D5 76A3 SPI CS0 R L
42D5 76A3 SPI CS1 R L
42D5 76A3 SPI CS2 R L
42D5 76A3 SPI CS3 R L
42D5 76A3 SPI CS4 R L
42D5 76A3 SPI CS5 R L
42D5 76A3 SPI CS6 R L
42D5 76A3 SPI CS7 R L
42D5 76A3 SPI CS8 R L
42D5 76A3 SPI CS9 R L
42D5 76A3 SPI CS10 R L
42D5 76A3 SPI CS11 R L
42D5 76A3 SPI CS12 R L
42D5 76A3 SPI CS13 R L
42D5 76A3 SPI CS14 R L
42D5 76A3 SPI CS15 R L
42D5 76A3 SPI CS16 R L
42D5 76A3 SPI CS17 R L
42D5 76A3 SPI CS18 R L
42D5 76A3 SPI CS19 R L
42D5 76A3 SPI CS20 R L
42D5 76A3 SPI CS21 R L
42D5 76A3 SPI CS22 R L
42D5 76A3 SPI CS23 R L
42D5 76A3 SPI CS24 R L
42D5 76A3 SPI CS25 R L
42D5 76A3 SPI CS26 R L
42D5 76A3 SPI CS27 R L
42D5 76A3 SPI CS28 R L
42D5 76A3 SPI CS29 R L
42D5 76A3 SPI CS30 R L
42D5 76A3 SPI CS31 R L
42D5 76A3 SPI CS32 R L
42D5 76A3 SPI CS33 R L
42D5 76A3 SPI CS34 R L
42D5 76A3 SPI CS35 R L
42D5 76A3 SPI CS36 R L
42D5 76A3 SPI CS37 R L
42D5 76A3 SPI CS38 R L
42D5 76A3 SPI CS39 R L
42D5 76A3 SPI CS40 R L
42D5 76A3 SPI CS41 R L
42D5 76A3 SPI CS42 R L
42D5 76A3 SPI CS43 R L
42D5 76A3 SPI CS44 R L
42D5 76A3 SPI CS45 R L
42D5 76A3 SPI CS46 R L
42D5 76A3 SPI CS47 R L
42D5 76A3 SPI CS48 R L
42D5 76A3 SPI CS49 R L
42D5 76A3 SPI CS50 R L
42D5 76A3 SPI CS51 R L
42D5 76A3 SPI CS52 R L
42D5 76A3 SPI CS53 R L
42D5 76A3 SPI CS54 R L
42D5 76A3 SPI CS55 R L
42D5 76A3 SPI CS56 R L
42D5 76A3 SPI CS57 R L
42D5 76A3 SPI CS58 R L
42D5 76A3 SPI CS59 R L
42D5 76A3 SPI CS60 R L
42D5 76A3 SPI CS61 R L
42D5 76A3 SPI CS62 R L
42D5 76A3 SPI CS63 R L
42D5 76A3 SPI CS64 R L
42D5 76A3 SPI CS65 R L
42D5 76A3 SPI CS66 R L
42D5 76A3 SPI CS67 R L
42D5 76A3 SPI CS68 R L
42D5 76A3 SPI CS69 R L
42D5 76A3 SPI CS70 R L
42D5 76A3 SPI CS71 R L
42D5 76A3 SPI CS72 R L
42D5 76A3 SPI CS73 R L
42D5 76A3 SPI CS74 R L
42D5 76A3 SPI CS75 R L
42D5 76A3 SPI CS76 R L
42D5 76A3 SPI CS77 R L
42D5 76A3 SPI CS78 R L
42D5 76A3 SPI CS79 R L
42D5 76A3 SPI CS80 R L
42D5 76A3 SPI CS81 R L
42D5 76A3 SPI CS82 R L
42D5 76A3 SPI CS83 R L
42D5 76A3 SPI CS84 R L
42D5 76A3 SPI CS85 R L
42D5 76A3 SPI CS86 R L
42D5 76A3 SPI CS87 R L
42D5 76A3 SPI CS88 R L
42D5 76A3 SPI CS89 R L
42D5 76A3 SPI CS90 R L
42D5 76A3 SPI CS91 R L
42D5 76A3 SPI CS92 R L
42D5 76A3 SPI CS93 R L
42D5 76A3 SPI CS94 R L
42D5 76A3 SPI CS95 R L
42D5 76A3 SPI CS96 R L
42D5 76A3 SPI CS97 R L
42D5 76A3 SPI CS98 R L
42D5 76A3 SPI CS99 R L
42D5 76A3 SPI CS100 R L

SPI MUX BYPASS



LPCPLUS NOT
R5156
1
0
2
1/16W
MF-LP
402

LPCPLUS NOT
R5157
1
0
2
1/16W
MF-LP
402

LPCPLUS NOT
R5158
1
0
2
1/16W
MF-LP
402

51C6 42C5 SPI CLK MUX
51C3 42C5 SPI MOSI MUX
51C3 42B5 SPI MISO MUX

20C7 =SPI_CS1_R_L_USE_MLB
76A3 42A5 20B3 SPI_CLK_R
76A3 42A5 20B3 SPI_MOSI_R
76A3 42A5 20B3 SPI_MISO_R
76A3 42A5 20B3 SPI_CS0_R_L
76A3 42A5 20B3 SPI_CS1_R_L
76A3 42A5 20B3 SPI_CS2_R_L
76A3 42A5 20B3 SPI_CS3_R_L
76A3 42A5 20B3 SPI_CS4_R_L
76A3 42A5 20B3 SPI_CS5_R_L
76A3 42A5 20B3 SPI_CS6_R_L
76A3 42A5 20B3 SPI_CS7_R_L
76A3 42A5 20B3 SPI_CS8_R_L
76A3 42A5 20B3 SPI_CS9_R_L
76A3 42A5 20B3 SPI_CS10_R_L
76A3 42A5 20B3 SPI_CS11_R_L
76A3 42A5 20B3 SPI_CS12_R_L
76A3 42A5 20B3 SPI_CS13_R_L
76A3 42A5 20B3 SPI_CS14_R_L
76A3 42A5 20B3 SPI_CS15_R_L
76A3 42A5 20B3 SPI_CS16_R_L
76A3 42A5 20B3 SPI_CS17_R_L
76A3 42A5 20B3 SPI_CS18_R_L
76A3 42A5 20B3 SPI_CS19_R_L
76A3 42A5 20B3 SPI_CS20_R_L
76A3 42A5 20B3 SPI_CS21_R_L
76A3 42A5 20B3 SPI_CS22_R_L
76A3 42A5 20B3 SPI_CS23_R_L
76A3 42A5 20B3 SPI_CS24_R_L
76A3 42A5 20B3 SPI_CS25_R_L
76A3 42A5 20B3 SPI_CS26_R_L
76A3 42A5 20B3 SPI_CS27_R_L
76A3 42A5 20B3 SPI_CS28_R_L
76A3 42A5 20B3 SPI_CS29_R_L
76A3 42A5 20B3 SPI_CS30_R_L
76A3 42A5 20B3 SPI_CS31_R_L
76A3 42A5 20B3 SPI_CS32_R_L
76A3 42A5 20B3 SPI_CS33_R_L
76A3 42A5 20B3 SPI_CS34_R_L
76A3 42A5 20B3 SPI_CS35_R_L
76A3 42A5 20B3 SPI_CS36_R_L
76A3 42A5 20B3 SPI_CS37_R_L
76A3 42A5 20B3 SPI_CS38_R_L
76A3 42A5 20B3 SPI_CS39_R_L
76A3 42A5 20B3 SPI_CS40_R_L
76A3 42A5 20B3 SPI_CS41_R_L
76A3 42A5 20B3 SPI_CS42_R_L
76A3 42A5 20B3 SPI_CS43_R_L
76A3 42A5 20B3 SPI_CS44_R_L
76A3 42A5 20B3 SPI_CS45_R_L
76A3 42A5 20B3 SPI_CS46_R_L
76A3 42A5 20B3 SPI_CS47_R_L
76A3 42A5 20B3 SPI_CS48_R_L
76A3 42A5 20B3 SPI_CS49_R_L
76A3 42A5 20B3 SPI_CS50_R_L
76A3 42A5 20B3 SPI_CS51_R_L
76A3 42A5 20B3 SPI_CS52_R_L
76A3 42A5 20B3 SPI_CS53_R_L
76A3 42A5 20B3 SPI_CS54_R_L
76A3 42A5 20B3 SPI_CS55_R_L
76A3 42A5 20B3 SPI_CS56_R_L
76A3 42A5 20B3 SPI_CS57_R_L
76A3 42A5 20B3 SPI_CS58_R_L
76A3 42A5 20B3 SPI_CS59_R_L
76A3 42A5 20B3 SPI_CS



This diagram illustrates the LPC+SPI Connector circuit, designed for alternate SPI ROM support. It features a central connector (516S0573) interfacing with the LPCPLUS J5100 (55909-0374) and various peripheral components.

Alternate SPI ROM Support

The circuit includes two PI3USB1022LE (U5110 and U5120) chips, which are critical for the SPI MUX bypass. These chips are connected to the LPCPLUS and the SPI MUX bypass circuit. The bypass circuit uses resistors R5140, R5144, R5146, R5156, R5157, and R5158 to manage the SPI signals (CLK, MOSI, MISO) and the SPI MUX bypass signal.

SPI MUX BYPASS

The SPI MUX bypass circuit is designed to allow the SPI signals to bypass the multiplexer when the SPI ROM is present. It uses resistors R5140, R5144, R5146, R5156, R5157, and R5158 to manage the SPI signals (CLK, MOSI, MISO) and the SPI MUX bypass signal.

LPC+SPI Connector

The connector (516S0573) provides the physical interface for the LPCPLUS J5100 and the SPI MUX bypass circuit. It includes pins for the SPI signals (CLK, MOSI, MISO) and the SPI MUX bypass signal.

Component List:


- U5110: PI3USB1022LE (TOFN) - CRITICAL
- U5120: PI3USB1022LE (TOFN) - CRITICAL
- R5140: 100K, 1/16W, MF-LP, 402
- R5144: 20K, 1/16W, MF-LP, 402
- R5146: 100K, 1/16W, MF-LP, 402
- R5156: 100K, 1/16W, MF-LP, 402
- R5157: 100K, 1/16W, MF-LP, 402
- R5158: 100K, 1/16W, MF-LP, 402
- C5114: 0.1uF, 10V, CERM, 402
- C5124: 0.1uF, 10V, CERM, 402
- 516S0573: LPC+SPI Connector

Pin Connections:

- U5110: Y+ to VCC, Y- to GND, SEL to GND, OE* to GND, M+ to SPI ALT CLK, M- to SPI ALT MOSI, D+ to SPI CLK MUX, D- to SPI MOSI MUX.
- U5120: Y+ to VCC, Y- to GND, SEL to GND, OE* to GND, M+ to SPI ALT MISO, M- to SPI ALT CS L, D+ to SPI MISO MUX, D- to SPI MUX CS L.

Notes:

- SEL HIGH OUTPUTS TO D (ON BOARD ROM)
- SEL LOW OUTPUTS TO M (FRANKCARD ROM)
- Pull-up on debug card
- MAKE BASE=TRUE
- PLACEMENT_NOTE=PLACE NEXT TO U1400



LPC+SPI Connector

CRITICAL
LPCPLUS
J5100
55909-0374
M-ST-SM

42C8 42C7 7D1 =PP3V3_S5_LPCPLUS
7D5 =PP5V_S0_LPCPLUS

76C3 40C8 18B3 LPC AD<0>
76C3 40C8 18B3 LPC AD<1>
76A3 42C5 SPI ALT MOSI
76A3 42B5 SPI ALT MISO
76C3 40C8 18C3 LPC FRAME L
40C5 18B7 PM CLKRUN L
41B2 40B5 SMC TMS
40C1 SMC TRST L
40C1 SMC MDI
41C2 40C5 40B8 38A8 SMC TX L

LPC CLK33M LPCPLUS
LPC AD<2>
LPC AD<3>
SPIROM_USE MLB
SPI ALT CLK
SPI ALT CS L
LPC SERIRQ
LPC PWRDWN L
SMC TDI
SMC TCK
SMC RESET L
SMC NMI
SMC RX L
LPCPLUS GPIO

24B1 76C3
18B3 40C8 76C3
18B3 40C8 76C3
42B7
42C5 76A3
42B5
18B7 40C8
18C3 40C5
40B5 41B2
40B5 41B2
40C3 41D6
40C1
38A8 40B8 40C5 41B2
17B7

516S0573

Alternate SPI ROM Support

51C6 42B5 7A3 =PP3V3_S5_ROM
42D5 42C8 7D1 =PP3V3_S5_LPCPLUS

R5190¹
10K
5%
1/16W
MF-LP
402

LPCPLUS
VCC
GND

U5110
PI3USB102ZLE
TOFN
CRITICAL

SEL HIGH OUTPUTS TO D (ON BOARD ROM)
SEL LOW OUTPUTS TO M (FRANKCARD ROM)

76A3 42A5 20B3 SPI CLK R
76A3 42A5 20B3 SPI MOSI R

R5191¹
10K
5%
1/16W
MF-LP
402

42D5 42C7 7D1 =PP3V3_S5_LPCPLUS

R5140¹
100K
5%
1/16W
MF-LP
402

76A3 42A5 20B3 SPI MISO
76A3 20B3 SPI CS0 R L

42D5 42C8 7D1 =PP3V3_S5_LPCPLUS

R5146¹
20K
5%
1/16W
MF-LP
402

LPCPLUS NOT
R5146

PLACEMENT_NOTE=PLACE NEXT TO U1400

U5120
PI3USB102ZLE
TOFN
CRITICAL

LPCPLUS
VCC
GND

SPI ALT MISO
SPI ALT CS L
SPI MISO MUX
SPI MLB CS L

42D5 76A3
42D3
42A8 51C6
42A8 51C3
51C6

SPI MUX BYPASS

LPCPLUS NOT
R5156

51C6 42C5 SPI CLK MUX

LPCPLUS NOT
R5157

51C3 42C5 SPI MOSI MUX

LPCPLUS NOT
R5158

51C3 42B5 SPI MISO MUX

20B3 42C8 76A3 SPI CLK R
20B3 42C7 76A3 SPI MOSI R
20B3 42B7 76A3 SPI MISO

Page Title	Sync Master	Sync Date
LPC+SPI Debug Connector	CHANGZHANG	05/09/2008

Drawing Number	Size
051-7898	D

Revision	Branch
C.0.0	


Page	Sheet
51	109




NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


Apple Inc.

DESIGN SHEET

OF TOTAL







SYMC MASTER=YUNWU		SYMC DATE=02/04/2008	
PRICE TITLE			
VOLTAGE SENSING			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 53 OF 109	
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



PLACE R5491 AND C5390 CLOSE TO SMC







8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

D |




C



B





A





DRAWING NUMBER		SIZE
051-7898		D
REVISION		
C.0.0		
BRANCH		
PAGE		
58 OF 109		
SHEET		
HEET> OF <TOT		


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---





















SYNC MASTER=AUDIO		SYNC DATE=03/20/2009	
PAGE TITLE			
AUDIO: JACK			
 Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 109
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II. NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV. ALL RIGHTS RESERVED			

CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9, A)	GPIO_0 AND GPIO_1	0X09 (A)
LINE IN	0X05 (5)	0X05 (5)	0X0C (12)	GPIO_0 AND GPIO_1	0X09 (A) AND UI ELEMENT
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0D (B)



SYNC MASTER-AUDIO		SYNC DATE=03/20/2009	
PAGE 11111			
AUDIO: JACK TRANSLATORS			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-7898	D	
	REVISION		
	C.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS ARE RESERVED		68 OF 109	
SECURE CURRENT DESIGN SHEET		SHEET	
<TOTAL DESIGN SHEETS>			



3.425V "G3Hot" Supply

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator

Vout = 3.425V
250mA MAX OUTPUT
(Switcher limit)

Vout = 1.25V * (1 + Ra / Rb)

518-0359

CRITICAL
J6950
BATT-K24
R-PS-C2U

BATTERY CONNECTOR

50A3 58B5 6A2 BATT_POS_F

43C3 58C3

43C3 58C3


CRITICAL
D6950
RCLAMP2402B SC-75

R6950¹
10K 1/16W HP-LP 402 2


C6950¹
0.1UF 10V 25V XSR 402

P1 1
P2 2
P3 3
P4 4
P5 5
P6 6
P7 7
P8 8
P9 9
SHLD_PIN 10
SHLD_PIN 11
SHLD_PIN 12
SHLD_PIN 13

=SMBUS_BATT_SCL
6A2SYS_DETECT_L
=SMBUS_BATT_SDA

SYNCH MASTER=YUNWU		SYNCH DATE=12/11/2008	
DRAWING TITLE			
DC-In & Battery Connectors			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-7898	D	
	REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS ARE RESERVED		PAGE	
CURRENT DESIGN SHEET>>>		69 OF 109	
SHEET		OF <TOTAL DESIGN SHEETS>	

PBUS SUPPLY / BATTERY CHARGER




SYNC MASTER=K24 MLB		SYNC DATE=05/20/2003	
PAGE TITLE		PAGE	
PBUS Supply/Battery Charger		DRAWING NUMBER	
Apple Inc.		051-7898	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		C.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		70 OF 109	
IV ALL RIGHTS RESERVED		SHEET	
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	


5V S3 / 3.3V S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * RC / RD) + 2$$




SEPERATED MASTER PGOOD FOR BOTH 5V AND 3V.

SYNC MASTER=RAYMOND		SYNC DATE=02/08/200	
PAGE TITLE			
5V/3.3V SUPPLY			
 Apple Inc.	DRAWING NUMBER		S
	051-7898		D
	REVISION		
C.0.0			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE	
		72 OF 109	
		SHEET	
		SHEET> OF <TO	


D

BA





[illegible]

VID<2:0>	MCP TARGET
000	+1.05V
001	+1.00V
010	+0.95V
011	+0.90V
100	+0.85V
101	+0.80V
110	+0.75V
111	+0.70V


SYMC MASTER-K19 MLB		SYMC DATE=12/10/2008	
PRICE TITLE			
MCP CORE REGULATOR			
	DRAWING NUMBER		SIZE
	051-7898		D
Apple Inc.		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		75 OF 109	
		SHEET	
		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

CPUVTT POWER SUPPLY




SYNC MASTER=RAYMOND		SYNC DATE=02/08/2008	
PAGE TITLE			
CPU VTT(1.05V)		SUPPLY	
 Apple Inc.		DRAWING NUMBER	SHEET
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		PAGE	76 OF 109
		SHEET	
		SHEET> OF <TOTAL>	

1.8V S0 SWITCHER




1.05V S0 PLL LDO




$V_{OUT} = 0.8V * (1 + R_A / R_B)$


MCP 1.05V S5 (AUXC) SUPPLY




$V_{OUT} = 0.8V * (1 + R_A / R_B)$

SYNC MASTER=RAYMOND		SYNC DATE=01/23/2008	
PAGE TITLE			
MISC POWER SUPPLIES			
Apple Inc.		DRAWING NUMBER	051-7898
NOTICE OF PROPRIETARY PROPERTY:		REVISION	C.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	77 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






3.3V S3 FET	
MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.182 A (EDP)



3.3V S0 FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.431 A (EDP)



5.0V S0 FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS (ON)	13.5 MOHM @4.5V
LOADING	1.7 A (EDP)


The schematic diagram illustrates the 1.5V S0 FET driver circuit. It includes a MOSFET (Q7901) and a SenseFET (Q7971) for current sensing. The MOSFET is driven by a gate voltage divider (R7902, R7903) and a gate resistor (R7904). The SenseFET is biased by a current source (R7905) and a sense resistor (R7906). The circuit is powered by a 1.5V supply (VDD) and a 1.5V sense supply (VSS).


1.5V S0 FET


	MOSFET	Rome SenseFET
CHANNEL	N-TYPE	
RDS(ON)	6.3 mOHM @ 4.5V VGS	
LOADING	5A (EDF)	

1.5V S0 FET	
MOSFET	Rome SenseFET
CHANNEL	N-TYPE
RDS(ON)	6.3 mOHM @4.5V VGS
LOADING	5A (EDP)

[illegible]

SYNC MASTER=YUAN.MA		SYNC DATE=12/11/2008	
PAGE TITLE			
POWER FETS			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		C.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT REPRODUCE OR COPY IT		79 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		<SECURE DESIGN SHEET> OF <TOTAL SHEETS>	



SYNC MASTER=NMARTIN		SYNC DATE=04/04/2008	
PAGE TITLE			
LVDS CONNECTOR			
	Apple Inc.	DRAWING NUMBER	SHEET
		051-7898	D
		REVISION	DATE
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	PAGE
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			90 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET> OF <TOT	

D



B


A

A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	6	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719,R9720,R9721,R9722		BKLT_ENG
116S0005	1	RES,1/16W,0.1 OHM,1%,0402,SM	R9700		BKLT_ENG

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2670	1	IC,LP8543,WHT LED BKLT CTRLR,QFN24,PROD	U9701	CRITICAL	

SYNC MASTER=KIRAN		SYNC DATE=12/05/2008	
PAGE TITLE			
LCD BACKLIGHT DRIVER			
Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	97 OF 109
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II. NOT TO REPRODUCE OR COPY IT			
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV. ALL RIGHTS RESERVED			



8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_OTHER
MEM_CTRL	*	*	MEM_OTHER
MEM_CMD	*	*	MEM_OTHER
MEM_DATA	*	*	MEM_OTHER
MEM_DQS	*	*	MEM_OTHER

Need to support MEM *-style wildcards!

DDR2:
DQ signals should be matched within 20 ps of associated DQS pair.
DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
All DQS pairs should be matched within 100 ps of clocks.
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:
DQ signals should be matched within 5 ps of associated DQS pair.
DQS intra-pair matching should be within 1 ps, inter-pair matching shouldw be within 180 ps
No DQS to clock matching requirement.
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
A/BA/cmd signals should be matched within 5 ps of CLK pairs.
All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE					
	PHYSICAL	SPACING				
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	1485	2605	2607
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	1485	2605	2607
MEM_A_CKE	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	1445	2605	2607
MEM_A_CS	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0>	1485	2605	2607
MEM_A_ODT	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	1485	2605	
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	1485	1405	2605
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	1405	2605	2607
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L	1405	2605	
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L	1405	2607	
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L	1405	2607	
MEM_A_DQ_BVTT0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	1487	2602	2604
MEM_A_DQ_BVTT1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	1487	2602	2604
MEM_A_DQ_BVTT2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	1487	1407	2682
MEM_A_DQ_BVTT3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	1407	2602	2604
MEM_A_DQ_BVTT4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	1407	2685	2687
MEM_A_DQ_BVTT5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	1407	1407	2685
MEM_A_DQ_BVTT6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	1407	2685	2687
MEM_A_DQ_BVTT7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	1407	26A5	26A7
MEM_A_DQ_BVTT8	MEM_40S	MEM_DATA	MEM A DM<0>	14A7	26C4	
MEM_A_DQ_BVTT1	MEM_40S	MEM_DATA	MEM A DM<1>	14A7	26C2	
MEM_A_DQ_BVTT2	MEM_40S	MEM_DATA	MEM A DM<2>	1487	26B4	
MEM_A_DQ_BVTT3	MEM_40S	MEM_DATA	MEM A DM<3>	1487	26C2	
MEM_A_DQ_BVTT4	MEM_40S	MEM_DATA	MEM A DM<4>	1487	26B5	
MEM_A_DQ_BVTT5	MEM_40S	MEM_DATA	MEM A DM<5>	1487	26B7	
MEM_A_DQ_BVTT6	MEM_40S	MEM_DATA	MEM A DM<6>	1487	26B5	
MEM_A_DQ_BVTT7	MEM_40S	MEM_DATA	MEM A DM<7>	1487	26A7	
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	1405	26C2	
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	1405	26D0	
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	1405	26C4	
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	1405	26C4	
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	1405	26B2	
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	1405	26C2	
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	1405	26C4	
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	1405	26C4	
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	1405	26B7	
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	1405	26B7	
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	1405	26B5	
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	1405	26B5	
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	1405	26B7	
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	1405	26B7	
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	1405	26A5	
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	1405	26A5	
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	1481	27C5	27C7
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	1481	27C5	27C7
MEM_B_CKE	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	14A1	27D5	27D7
MEM_B_CS	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0>	1481	27C5	27C7
MEM_B_ODT	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	1481	27C5	
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	1481	14C1	27C5
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	14C1	27C5	27C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L	14C1	27C5	
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L	14C1	27C7	
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L	14C1	27C7	
MEM_B_DQ_BVTT0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	1483	27C2	27C4
MEM_B_DQ_BVTT1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	1483	27C2	27C4
MEM_B_DQ_BVTT2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	1483	14C3	27C2
MEM_B_DQ_BVTT3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	14C3	27B2	27B4
MEM_B_DQ_BVTT4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	14C3	27B5	27C5
MEM_B_DQ_BVTT5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	14C3	14D3	27B5
MEM_B_DQ_BVTT6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	1403	27B5	27B7
MEM_B_DQ_BVTT7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	1403	27A5	27A7
MEM_B_DQ_BVTT8	MEM_40S	MEM_DATA	MEM B DM<0>	14A3	27C4	
MEM_B_DQ_BVTT1	MEM_40S	MEM_DATA	MEM B DM<1>	14A3	27C2	
MEM_B_DQ_BVTT2	MEM_40S	MEM_DATA	MEM B DM<2>	1483	27C2	
MEM_B_DQ_BVTT3	MEM_40S	MEM_DATA	MEM B DM<3>	1483	27B4	
MEM_B_DQ_BVTT4	MEM_40S	MEM_DATA	MEM B DM<4>	1483	27B5	
MEM_B_DQ_BVTT5	MEM_40S	MEM_DATA	MEM B DM<5>	1483	27B7	
MEM_B_DQ_BVTT6	MEM_40S	MEM_DATA	MEM B DM<6>	1483	27B5	
MEM_B_DQ_BVTT7	MEM_40S	MEM_DATA	MEM B DM<7>	1483	27A7	
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	1401	27C2	
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	1401	27D2	
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	1401	27C4	
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	1401	27C4	
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	1401	27C4	
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	1401	27C4	
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	1401	27B2	
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	1401	27C2	
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	1401	27B7	
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	1401	27B7	
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	1401	27B5	
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	1401	27B5	
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	1401	27B7	
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	1401	27B7	
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	1401	27A5	
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	1401	27A5	
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP_VDD	1506		
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP_GND	1506		

8

7

6

5

4

3

2

1

Memory Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

SYNC MASTER=T18 MLB

SYNC DATE=01/04/2008

Memory Constraints

Apple Inc.

051-7898

C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

101 OF 109

SHEET

CURRENT DESIGN SHEET> OF <TOTAL DESIGN_SHEETS>

PCI-Express

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
NCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVD5_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.

Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SATA_90D_HDD	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4x_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

	NET_TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
	ECIE_90D	ECIE	PCIE MINI R2D P
	ECIE_90D	ECIE	PCIE MINI R2D N
PCIE_MINI_R2D	ECIE_90D	ECIE	PCIE MINI R2D C P
	ECIE_90D	ECIE	PCIE MINI R2D C N
PCIE_MINI_D2R	ECIE_90D	ECIE	PCIE MINI D2R P
	ECIE_90D	ECIE	PCIE MINI D2R N
	ECIE_90D	ECIE	PCIE FW R2D P
	ECIE_90D	ECIE	PCIE FW R2D N
PCIE_FW_R2D	ECIE_90D	ECIE	PCIE FW R2D C P
	ECIE_90D	ECIE	PCIE FW R2D C N
PCIE_FW_D2R	ECIE_90D	ECIE	PCIE FW D2R P
	ECIE_90D	ECIE	PCIE FW D2R N
	ECIE_90D	ECIE	PCIE FW D2R C P
	ECIE_90D	ECIE	PCIE FW D2R C N
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI CONN P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI CONN N
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FC P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FC N
MCP_PEX_CLK_COMP		MCP_PEX_COMP	MCP PEX CLK COMP
TMDS_IG_TXC	DP_100D	DISPLAYPORT	TMDS_IG_TXC_P
TMDS_IG_TXC	DP_100D	DISPLAYPORT	TMDS_IG_TXC_N
TMDS_IG_TXD	DP_100D	DISPLAYPORT	TMDS_IG_TXD_P<2..0>
TMDS_IG_TXD	DP_100D	DISPLAYPORT	TMDS_IG_TXD_N<2..0>
DP_ML	DP_100D	DISPLAYPORT	DP_ML_P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP_ML_C_P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP_ML_N<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP_ML_C_N<3..0>
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_P
	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_N
	DP_100D	DISPLAYPORT	DP_AUX_CH_SW_P
	DP_100D	DISPLAYPORT	DP_AUX_CH_SW_N
	DP_100D	DISPLAYPORT	DP_AUX_CH_C_P
	DP_100D	DISPLAYPORT	DP_AUX_CH_C_N
MCP_HDMI_RSET	MCP_DW_COMP		MCP HDMI RSET
MCP_HDMI_VPROBE	MCP_DW_COMP		MCP HDMI VPROBE
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS_IG_A_CLK_P
	LVDS_100D	LVDS	LVDS_IG_A_CLK_F_P
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS_IG_A_CLK_F_N
	LVDS_100D	LVDS	LVDS_IG_A_CLK_F_N
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS_IG_A_DATA_P<2..0>
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS_IG_A_DATA_N<2..0>
DP_ML	DP_100D	DISPLAYPORT	DP_ML_CONN_P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP_ML_CONN_N<3..0>
MCP_IFFAB_RSET	MCP_DW_COMP		MCP IFFAB_RSET
MCP_IFFAB_VPROBE			MCP IFFAB_VPROBE
SATA_HDD_R2D	SATA_90D_HDD	SATA	SATA_HDD_R2D C P
	SATA_90D_HDD	SATA	SATA_HDD_R2D C N
	SATA_90D_HDD	SATA	SATA_HDD_R2D P
	SATA_90D_HDD	SATA	SATA_HDD_R2D N
	SATA_90D_HDD	SATA	SATA_HDD_R2D UF_P
	SATA_90D_HDD	SATA	SATA_HDD_R2D UF_N
SATA_HDD_D2R	SATA_90D_HDD	SATA	SATA_HDD_D2R P
	SATA_90D_HDD	SATA	SATA_HDD_D2R N
	SATA_90D_HDD	SATA	SATA_HDD_D2R C_P
	SATA_90D_HDD	SATA	SATA_HDD_D2R C_N
	SATA_90D_HDD	SATA	SATA_HDD_D2R UF_P
	SATA_90D_HDD	SATA	SATA_HDD_D2R UF_N
SATA_ODD_R2D	SATA_100D	SATA	SATA_ODD_R2D C_P
	SATA_100D	SATA	SATA_ODD_R2D C_N
	SATA_100D	SATA	SATA_ODD_R2D P
	SATA_100D	SATA	SATA_ODD_R2D N
	SATA_100D	SATA	SATA_ODD_R2D UF_P
	SATA_100D	SATA	SATA_ODD_R2D UF_N
SATA_ODD_D2R	SATA_100D	SATA	SATA_ODD_D2R P
	SATA_100D	SATA	SATA_ODD_D2R N
	SATA_100D	SATA	SATA_ODD_D2R C_P
	SATA_100D	SATA	SATA_ODD_D2R C_N
	SATA_100D	SATA	SATA_ODD_D2R UF_P
	SATA_100D	SATA	SATA_ODD_D2R UF_N
MCP_SATA_TERM		SATA_TERM	MCP SATA TERM

SYNC MASTER-T18 MLB		SYNC DATE=01/04/2008	
PAGE TITLE			
		MCP Constraints 1	
		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		DRAWING NUMBER	SHEET
		051-7898	D
		REVISION	
		C.0.0	
		BRANCH	
		PAGE	102 OF 109
		SHEET	
		<CURRENT DESIGN SHEET> OF <TOTAL>	

	8	7	6	5	4	3	2	1							
D	PCI Bus Constraints								D						
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
	PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD							
	CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD							
	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT											
	PCI	*	=STANDARD	?											
	CLK_PCI	*	8 MIL	?											
	SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.														
	LPC Bus Constraints														
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
C	LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD	C						
	CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD							
	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT											
	LPC	*	6 MIL	?											
	CLK_LPC	*	8 MIL	?											
	SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.														
	USB 2.0 Interface Constraints														
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
	MCP_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD							
	USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF							
B	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	B						
	USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?							
	SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.														
	SMBus Interface Constraints														
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
	SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD							
	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT											
	SMB	*	=2x_DIELECTRIC	?											
	SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.														
	HD Audio Interface Constraints														
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP								
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD								
A	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	A						
	HDA	*	=2x_DIELECTRIC	?	HDA	*	=2x_DIELECTRIC	?							
	MCP_HDA_COMP	*	8 MIL	?	MCP_HDA_COMP	*	8 MIL	?							
	SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.														
	SIO Signal Constraints														
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
	CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD							
	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT											
	CLK_SLOW	*	8 MIL	?											
	SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.														
SPI Interface Constraints															
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP								
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD								
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT												
SPI	*	8 MIL	?												
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.															

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	MCP_MII_COMP	MCP_MII_COMP	MCP_MII_COMP_VDD	1706	
	MCP_MII_COMP	MCP_MII_COMP	MCP_MII_COMP_GND	1706	
	MCP_CLK25M_BUFG	ENET_MII_55S	MCP_BUFG_CLK	MCP_CLK25M_BUFG_R	1703 32A5
		ENET_MII_55S	MCP_BUFG_CLK	RTL8211_CLK25M_CKXTAL1	3186 32A3
	ENET_INTR_I	ENET_MII_55S	ENET_MII	ENET_INTR_L	
	ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO	1703 3186
	ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC	1703 3186
	ENET_PSRDWN_I	ENET_MII_55S	ENET_MII	ENET_PWRDWN_L	
		ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R	3104
	ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK	1706 31C1
		ENET_MII_55S	ENET_MII	ENET_RXD_R<3..0>	3104
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RXD<0>	1706 31C1
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>	1706 31C1
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RX_CTRL	1706 31B1
		ENET_MII_55S	ENET_MII	ENET_RXCTL_R	31B4
		ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK_R	3106
	ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK	1703 31C8
	ENET_TXD0	ENET_MII_55S	ENET_MII	ENET_TXD<0>	1703 31C6
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>	1703 31C6
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL	1703 31B6
		ENET_MII_55S	ENET_MII	ENET_RESET_L	1703 31B7
	ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET_MDI_P<3..0>	31B3 33B8 33C8
		ENET_MDI_100D	ENET_MDI	ENET_MDI_N<3..0>	31B3 33B8 33C8
		ENET_MDI_100D	ENET_MDI	ENET_MDI_TRAN_P<3..0>	33B4 33C4 33C5
		ENET_MDI_100D	ENET_MDI	ENET_MDI_TRAN_N<3..0>	33B4 33C4 33C5

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_1100	* <small>(not a design rule)</small>	=10_OHM_DIFF	=10_OHM_DIFF	=10_OHM_DIFF	=10_OHM_DIFF	=10_OHM_DIFF	=10_OHM_DIFF









SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	2

SD CARD INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_556	* *****	=S5_OBH_EE *****	=S5_OBH_EE *****	=S5_OBH_EE *****	=S5_OBH_EE *****	=STANDARD *****	=STANDARD *****

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	=3K_DIELECTRIC	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_TYPE			
		PHYSICAL	SPACING		
	FW_E0_TPA	FW_110D	FW_TP	FW_P0_TPA_P	3486 36C0
	FW_E0_TPA	FW_110D	FW_TP	FW_P0_TPA_N	34C6 36C0
	FW_E0_TPB	FW_110D	FW_TP	FW_P0_TPB_P	34B6 36C0
	FW_E0_TPB	FW_110D	FW_TP	FW_P0_TPB_N	34B6 36C0
	FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_P	34B6 36B8
	FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_N	34B6 36B8
	FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_P	34B6 36B8
	FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N	34B6 36B8
Port 2 Not Used					

SD CARD NET PROPERTIES

ELECTRICAL_CONSTRAINTS_SET		SET_TYPE		
		PHYSICAL	SPACING	
SD0	SD_DATA	SD_55R	SD_INTERFACE	SD_D<0>
SD1	SD_DATA	SD_55R	SD_INTERFACE	SD_D<1>
SD2	SD_DATA	SD_55R	SD_INTERFACE	SD_D<2>
SD3	SD_DATA	SD_55R	SD_INTERFACE	SD_D<3>
SD4	SD_DATA	SD_55R	SD_INTERFACE	SD_D<4>
SD5	SD_DATA	SD_55R	SD_INTERFACE	SD_D<5>
SD6	SD_DATA	SD_55R	SD_INTERFACE	SD_D<6>
SD7	SD_DATA	SD_55R	SD_INTERFACE	SD_D<7>
SDCLK	SD_CLK	SD_55R	SD_INTERFACE	SD_CLK
SDCMD	SD_CMD	SD_55R	SD_INTERFACE	SD_CMD

87654321

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

		NET_TYPE	
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55G	SMB	SMBUS_SMC_A_S3_SCL 6C5 605 43D2
SMBUS_SMC_A_S3_SDA	SMB_55G	SMB	SMBUS_SMC_A_S3_SDA 6C5 605 43D2
SMBUS_SMC_B_S0_SCL	SMB_55G	SMB	SMBUS_SMC_B_S0_SCL 43C2
SMBUS_SMC_B_S0_SDA	SMB_55G	SMB	SMBUS_SMC_B_S0_SDA 43C2
SMBUS_SMC_O_S0_SCL	SMB_55G	SMB	SMBUS_SMC_O_S0_SCL 43D5
SMBUS_SMC_O_S0_SDA	SMB_55G	SMB	SMBUS_SMC_O_S0_SDA 43D5
SMBUS_SMC_BSA_SCL	SMB_55G	SMB	SMBUS_SMC_BSA_SCL 6A7 43C5
SMBUS_SMC_BSA_SDA	SMB_55G	SMB	SMBUS_SMC_BSA_SDA 6A7 43C5
SMBUS_SMC_MGMT_SCL	SMB_55G	SMB	SMBUS_SMC_MGMT_SCL 43B5
SMBUS_SMC_MGMT_SDA	SMB_55G	SMB	SMBUS_SMC_MGMT_SDA 43B5

SMBus Charger Net Properties

		NET_TYPE	
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P
	1TO1_DIFFPAIR		CHGR_CSI_N
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P
	1TO1_DIFFPAIR		CHGR_CSO_N

87654321

SMC Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

051-7898

C.0.0

106 OF 109

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

87654321

87654321

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

K24 SENSOR NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
	DIFFPAIR	
	DIFFPAIR	
	DIFFPAIR	
	DIFFPAIR	
	DIFFPAIR	
	DIFFPAIR	
	DIFFPAIR	
	DIFFPAIR	
	DIFFPAIR	
	DIFFPAIR	
	DIFFPAIR	
	DIFFPAIR	
	DIFFPAIR	
	DIFFPAIR	
	DIFFPAIR	
	DIFFPAIR	

D

C

B

A

87654321

SYNC MASTER=M97 MLB

K24 SPECIAL CONSTRAINTS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-7898

REVISION
C.0.0

BIDNCH

PAGE
107 OF 109

SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

